|
@@ -40,6 +40,11 @@
|
|
|
#define ICU_INT_ROUTE_PJ4_IRQ (1 << 5)
|
|
|
#define ICU_INT_ROUTE_PJ4_FIQ (1 << 6)
|
|
|
|
|
|
+#define MMP2_ICU_PJ4_IRQ_STATUS0 ICU_REG(0x138)
|
|
|
+#define MMP2_ICU_PJ4_IRQ_STATUS1 ICU_REG(0x13c)
|
|
|
+#define MMP2_ICU_PJ4_FIQ_STATUS0 ICU_REG(0x140)
|
|
|
+#define MMP2_ICU_PJ4_FIQ_STATUS1 ICU_REG(0x144)
|
|
|
+
|
|
|
#define MMP2_ICU_INT4_STATUS ICU_REG(0x150)
|
|
|
#define MMP2_ICU_INT5_STATUS ICU_REG(0x154)
|
|
|
#define MMP2_ICU_INT17_STATUS ICU_REG(0x158)
|
|
@@ -56,4 +61,11 @@
|
|
|
#define MMP2_ICU_PJ4_IRQ_SEL ICU_REG(0x104)
|
|
|
#define MMP2_ICU_PJ4_FIQ_SEL ICU_REG(0x108)
|
|
|
|
|
|
+#define MMP2_ICU_INVERT ICU_REG(0x164)
|
|
|
+
|
|
|
+#define MMP2_ICU_INV_PMIC (1 << 0)
|
|
|
+#define MMP2_ICU_INV_PERF (1 << 1)
|
|
|
+#define MMP2_ICU_INV_COMMTX (1 << 2)
|
|
|
+#define MMP2_ICU_INV_COMMRX (1 << 3)
|
|
|
+
|
|
|
#endif /* __ASM_MACH_ICU_H */
|