|
@@ -95,10 +95,10 @@ irqreturn_t notrace timer_interrupt(int dummy, void *dev_id)
|
|
if (timer_cs_enabled) {
|
|
if (timer_cs_enabled) {
|
|
write_seqlock(&timer_cs_lock);
|
|
write_seqlock(&timer_cs_lock);
|
|
timer_cs_internal_counter++;
|
|
timer_cs_internal_counter++;
|
|
- clear_clock_irq();
|
|
|
|
|
|
+ sparc_config.clear_clock_irq();
|
|
write_sequnlock(&timer_cs_lock);
|
|
write_sequnlock(&timer_cs_lock);
|
|
} else {
|
|
} else {
|
|
- clear_clock_irq();
|
|
|
|
|
|
+ sparc_config.clear_clock_irq();
|
|
}
|
|
}
|
|
|
|
|
|
if (timer_ce_enabled)
|
|
if (timer_ce_enabled)
|
|
@@ -200,12 +200,13 @@ static void percpu_ce_setup(enum clock_event_mode mode,
|
|
|
|
|
|
switch (mode) {
|
|
switch (mode) {
|
|
case CLOCK_EVT_MODE_PERIODIC:
|
|
case CLOCK_EVT_MODE_PERIODIC:
|
|
- load_profile_irq(cpu, SBUS_CLOCK_RATE / HZ);
|
|
|
|
|
|
+ sparc_config.load_profile_irq(cpu,
|
|
|
|
+ SBUS_CLOCK_RATE / HZ);
|
|
break;
|
|
break;
|
|
case CLOCK_EVT_MODE_ONESHOT:
|
|
case CLOCK_EVT_MODE_ONESHOT:
|
|
case CLOCK_EVT_MODE_SHUTDOWN:
|
|
case CLOCK_EVT_MODE_SHUTDOWN:
|
|
case CLOCK_EVT_MODE_UNUSED:
|
|
case CLOCK_EVT_MODE_UNUSED:
|
|
- load_profile_irq(cpu, 0);
|
|
|
|
|
|
+ sparc_config.load_profile_irq(cpu, 0);
|
|
break;
|
|
break;
|
|
default:
|
|
default:
|
|
break;
|
|
break;
|
|
@@ -218,7 +219,7 @@ static int percpu_ce_set_next_event(unsigned long delta,
|
|
int cpu = __first_cpu(evt->cpumask);
|
|
int cpu = __first_cpu(evt->cpumask);
|
|
unsigned int next = (unsigned int)delta;
|
|
unsigned int next = (unsigned int)delta;
|
|
|
|
|
|
- load_profile_irq(cpu, next);
|
|
|
|
|
|
+ sparc_config.load_profile_irq(cpu, next);
|
|
return 0;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
|