|
@@ -0,0 +1,475 @@
|
|
|
+/include/ "tegra30.dtsi"
|
|
|
+
|
|
|
+/**
|
|
|
+ * This file contains common DT entry for all fab version of Cardhu.
|
|
|
+ * There is multiple fab version of Cardhu starting from A01 to A07.
|
|
|
+ * Cardhu fab version A01 and A03 are not supported. Cardhu fab version
|
|
|
+ * A02 will have different sets of GPIOs for fixed regulator compare to
|
|
|
+ * Cardhu fab version A04. The Cardhu fab version A05, A06, A07 are
|
|
|
+ * compatible with fab version A04. Based on Cardhu fab version, the
|
|
|
+ * related dts file need to be chosen like for Cardhu fab version A02,
|
|
|
+ * use tegra30-cardhu-a02.dts, Cardhu fab version A04 and later, use
|
|
|
+ * tegra30-cardhu-a04.dts.
|
|
|
+ * The identification of board is done in two ways, by looking the sticker
|
|
|
+ * on PCB and by reading board id eeprom.
|
|
|
+ * The stciker will have number like 600-81291-1000-002 C.3. In this 4th
|
|
|
+ * number is the fab version like here it is 002 and hence fab version A02.
|
|
|
+ * The (downstream internal) U-Boot of Cardhu display the board-id as
|
|
|
+ * follows:
|
|
|
+ * BoardID: 0C5B, SKU: 0A01, Fab: 02, Rev: 45.00
|
|
|
+ * In this Fab version is 02 i.e. A02.
|
|
|
+ * The BoardID I2C eeprom is interfaced through i2c5 (pwr_i2c address 0x56).
|
|
|
+ * The location 0x8 of this eeprom contains the Fab version. It is 1 byte
|
|
|
+ * wide.
|
|
|
+ */
|
|
|
+
|
|
|
+/ {
|
|
|
+ model = "NVIDIA Tegra30 Cardhu evaluation board";
|
|
|
+ compatible = "nvidia,cardhu", "nvidia,tegra30";
|
|
|
+
|
|
|
+ memory {
|
|
|
+ reg = <0x80000000 0x40000000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ pinmux {
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&state_default>;
|
|
|
+
|
|
|
+ state_default: pinmux {
|
|
|
+ sdmmc1_clk_pz0 {
|
|
|
+ nvidia,pins = "sdmmc1_clk_pz0";
|
|
|
+ nvidia,function = "sdmmc1";
|
|
|
+ nvidia,pull = <0>;
|
|
|
+ nvidia,tristate = <0>;
|
|
|
+ };
|
|
|
+ sdmmc1_cmd_pz1 {
|
|
|
+ nvidia,pins = "sdmmc1_cmd_pz1",
|
|
|
+ "sdmmc1_dat0_py7",
|
|
|
+ "sdmmc1_dat1_py6",
|
|
|
+ "sdmmc1_dat2_py5",
|
|
|
+ "sdmmc1_dat3_py4";
|
|
|
+ nvidia,function = "sdmmc1";
|
|
|
+ nvidia,pull = <2>;
|
|
|
+ nvidia,tristate = <0>;
|
|
|
+ };
|
|
|
+ sdmmc4_clk_pcc4 {
|
|
|
+ nvidia,pins = "sdmmc4_clk_pcc4",
|
|
|
+ "sdmmc4_rst_n_pcc3";
|
|
|
+ nvidia,function = "sdmmc4";
|
|
|
+ nvidia,pull = <0>;
|
|
|
+ nvidia,tristate = <0>;
|
|
|
+ };
|
|
|
+ sdmmc4_dat0_paa0 {
|
|
|
+ nvidia,pins = "sdmmc4_dat0_paa0",
|
|
|
+ "sdmmc4_dat1_paa1",
|
|
|
+ "sdmmc4_dat2_paa2",
|
|
|
+ "sdmmc4_dat3_paa3",
|
|
|
+ "sdmmc4_dat4_paa4",
|
|
|
+ "sdmmc4_dat5_paa5",
|
|
|
+ "sdmmc4_dat6_paa6",
|
|
|
+ "sdmmc4_dat7_paa7";
|
|
|
+ nvidia,function = "sdmmc4";
|
|
|
+ nvidia,pull = <2>;
|
|
|
+ nvidia,tristate = <0>;
|
|
|
+ };
|
|
|
+ dap2_fs_pa2 {
|
|
|
+ nvidia,pins = "dap2_fs_pa2",
|
|
|
+ "dap2_sclk_pa3",
|
|
|
+ "dap2_din_pa4",
|
|
|
+ "dap2_dout_pa5";
|
|
|
+ nvidia,function = "i2s1";
|
|
|
+ nvidia,pull = <0>;
|
|
|
+ nvidia,tristate = <0>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ serial@70006000 {
|
|
|
+ status = "okay";
|
|
|
+ clock-frequency = <408000000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c@7000c000 {
|
|
|
+ status = "okay";
|
|
|
+ clock-frequency = <100000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c@7000c400 {
|
|
|
+ status = "okay";
|
|
|
+ clock-frequency = <100000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c@7000c500 {
|
|
|
+ status = "okay";
|
|
|
+ clock-frequency = <100000>;
|
|
|
+
|
|
|
+ /* ALS and Proximity sensor */
|
|
|
+ isl29028@44 {
|
|
|
+ compatible = "isil,isl29028";
|
|
|
+ reg = <0x44>;
|
|
|
+ interrupt-parent = <&gpio>;
|
|
|
+ interrupts = <88 0x04>; /*gpio PL0 */
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c@7000c700 {
|
|
|
+ status = "okay";
|
|
|
+ clock-frequency = <100000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c@7000d000 {
|
|
|
+ status = "okay";
|
|
|
+ clock-frequency = <100000>;
|
|
|
+
|
|
|
+ wm8903: wm8903@1a {
|
|
|
+ compatible = "wlf,wm8903";
|
|
|
+ reg = <0x1a>;
|
|
|
+ interrupt-parent = <&gpio>;
|
|
|
+ interrupts = <179 0x04>; /* gpio PW3 */
|
|
|
+
|
|
|
+ gpio-controller;
|
|
|
+ #gpio-cells = <2>;
|
|
|
+
|
|
|
+ micdet-cfg = <0>;
|
|
|
+ micdet-delay = <100>;
|
|
|
+ gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
|
|
|
+ };
|
|
|
+
|
|
|
+ tps62361 {
|
|
|
+ compatible = "ti,tps62361";
|
|
|
+ reg = <0x60>;
|
|
|
+
|
|
|
+ regulator-name = "tps62361-vout";
|
|
|
+ regulator-min-microvolt = <500000>;
|
|
|
+ regulator-max-microvolt = <1500000>;
|
|
|
+ regulator-boot-on;
|
|
|
+ regulator-always-on;
|
|
|
+ ti,vsel0-state-high;
|
|
|
+ ti,vsel1-state-high;
|
|
|
+ };
|
|
|
+
|
|
|
+ pmic: tps65911@2d {
|
|
|
+ compatible = "ti,tps65911";
|
|
|
+ reg = <0x2d>;
|
|
|
+
|
|
|
+ interrupts = <0 86 0x4>;
|
|
|
+ #interrupt-cells = <2>;
|
|
|
+ interrupt-controller;
|
|
|
+
|
|
|
+ ti,system-power-controller;
|
|
|
+
|
|
|
+ #gpio-cells = <2>;
|
|
|
+ gpio-controller;
|
|
|
+
|
|
|
+ vcc1-supply = <&vdd_ac_bat_reg>;
|
|
|
+ vcc2-supply = <&vdd_ac_bat_reg>;
|
|
|
+ vcc3-supply = <&vio_reg>;
|
|
|
+ vcc4-supply = <&vdd_5v0_reg>;
|
|
|
+ vcc5-supply = <&vdd_ac_bat_reg>;
|
|
|
+ vcc6-supply = <&vdd2_reg>;
|
|
|
+ vcc7-supply = <&vdd_ac_bat_reg>;
|
|
|
+ vccio-supply = <&vdd_ac_bat_reg>;
|
|
|
+
|
|
|
+ regulators {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+
|
|
|
+ vdd1_reg: regulator@0 {
|
|
|
+ reg = <0>;
|
|
|
+ regulator-compatible = "vdd1";
|
|
|
+ regulator-name = "vddio_ddr_1v2";
|
|
|
+ regulator-min-microvolt = <1200000>;
|
|
|
+ regulator-max-microvolt = <1200000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd2_reg: regulator@1 {
|
|
|
+ reg = <1>;
|
|
|
+ regulator-compatible = "vdd2";
|
|
|
+ regulator-name = "vdd_1v5_gen";
|
|
|
+ regulator-min-microvolt = <1500000>;
|
|
|
+ regulator-max-microvolt = <1500000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ vddctrl_reg: regulator@2 {
|
|
|
+ reg = <2>;
|
|
|
+ regulator-compatible = "vddctrl";
|
|
|
+ regulator-name = "vdd_cpu,vdd_sys";
|
|
|
+ regulator-min-microvolt = <1000000>;
|
|
|
+ regulator-max-microvolt = <1000000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ vio_reg: regulator@3 {
|
|
|
+ reg = <3>;
|
|
|
+ regulator-compatible = "vio";
|
|
|
+ regulator-name = "vdd_1v8_gen";
|
|
|
+ regulator-min-microvolt = <1800000>;
|
|
|
+ regulator-max-microvolt = <1800000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ ldo1_reg: regulator@4 {
|
|
|
+ reg = <4>;
|
|
|
+ regulator-compatible = "ldo1";
|
|
|
+ regulator-name = "vdd_pexa,vdd_pexb";
|
|
|
+ regulator-min-microvolt = <1050000>;
|
|
|
+ regulator-max-microvolt = <1050000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ ldo2_reg: regulator@5 {
|
|
|
+ reg = <5>;
|
|
|
+ regulator-compatible = "ldo2";
|
|
|
+ regulator-name = "vdd_sata,avdd_plle";
|
|
|
+ regulator-min-microvolt = <1050000>;
|
|
|
+ regulator-max-microvolt = <1050000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ /* LDO3 is not connected to anything */
|
|
|
+
|
|
|
+ ldo4_reg: regulator@7 {
|
|
|
+ reg = <7>;
|
|
|
+ regulator-compatible = "ldo4";
|
|
|
+ regulator-name = "vdd_rtc";
|
|
|
+ regulator-min-microvolt = <1200000>;
|
|
|
+ regulator-max-microvolt = <1200000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ ldo5_reg: regulator@8 {
|
|
|
+ reg = <8>;
|
|
|
+ regulator-compatible = "ldo5";
|
|
|
+ regulator-name = "vddio_sdmmc,avdd_vdac";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ ldo6_reg: regulator@9 {
|
|
|
+ reg = <9>;
|
|
|
+ regulator-compatible = "ldo6";
|
|
|
+ regulator-name = "avdd_dsi_csi,pwrdet_mipi";
|
|
|
+ regulator-min-microvolt = <1200000>;
|
|
|
+ regulator-max-microvolt = <1200000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ ldo7_reg: regulator@10 {
|
|
|
+ reg = <10>;
|
|
|
+ regulator-compatible = "ldo7";
|
|
|
+ regulator-name = "vdd_pllm,x,u,a_p_c_s";
|
|
|
+ regulator-min-microvolt = <1200000>;
|
|
|
+ regulator-max-microvolt = <1200000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ ldo8_reg: regulator@11 {
|
|
|
+ reg = <11>;
|
|
|
+ regulator-compatible = "ldo8";
|
|
|
+ regulator-name = "vdd_ddr_hs";
|
|
|
+ regulator-min-microvolt = <1000000>;
|
|
|
+ regulator-max-microvolt = <1000000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ ahub {
|
|
|
+ i2s@70080400 {
|
|
|
+ status = "okay";
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ pmc {
|
|
|
+ status = "okay";
|
|
|
+ nvidia,invert-interrupt;
|
|
|
+ };
|
|
|
+
|
|
|
+ sdhci@78000000 {
|
|
|
+ status = "okay";
|
|
|
+ cd-gpios = <&gpio 69 0>; /* gpio PI5 */
|
|
|
+ wp-gpios = <&gpio 155 0>; /* gpio PT3 */
|
|
|
+ power-gpios = <&gpio 31 0>; /* gpio PD7 */
|
|
|
+ bus-width = <4>;
|
|
|
+ };
|
|
|
+
|
|
|
+ sdhci@78000600 {
|
|
|
+ status = "okay";
|
|
|
+ bus-width = <8>;
|
|
|
+ };
|
|
|
+
|
|
|
+ regulators {
|
|
|
+ compatible = "simple-bus";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+
|
|
|
+ vdd_ac_bat_reg: regulator@0 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <0>;
|
|
|
+ regulator-name = "vdd_ac_bat";
|
|
|
+ regulator-min-microvolt = <5000000>;
|
|
|
+ regulator-max-microvolt = <5000000>;
|
|
|
+ regulator-always-on;
|
|
|
+ };
|
|
|
+
|
|
|
+ cam_1v8_reg: regulator@1 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <1>;
|
|
|
+ regulator-name = "cam_1v8";
|
|
|
+ regulator-min-microvolt = <1800000>;
|
|
|
+ regulator-max-microvolt = <1800000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 220 0>; /* gpio PBB4 */
|
|
|
+ vin-supply = <&vio_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ cp_5v_reg: regulator@2 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <2>;
|
|
|
+ regulator-name = "cp_5v";
|
|
|
+ regulator-min-microvolt = <5000000>;
|
|
|
+ regulator-max-microvolt = <5000000>;
|
|
|
+ regulator-boot-on;
|
|
|
+ regulator-always-on;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&pmic 0 0>; /* PMIC TPS65911 GPIO0 */
|
|
|
+ };
|
|
|
+
|
|
|
+ emmc_3v3_reg: regulator@3 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <3>;
|
|
|
+ regulator-name = "emmc_3v3";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ regulator-always-on;
|
|
|
+ regulator-boot-on;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 25 0>; /* gpio PD1 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ modem_3v3_reg: regulator@4 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <4>;
|
|
|
+ regulator-name = "modem_3v3";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 30 0>; /* gpio PD6 */
|
|
|
+ };
|
|
|
+
|
|
|
+ pex_hvdd_3v3_reg: regulator@5 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <5>;
|
|
|
+ regulator-name = "pex_hvdd_3v3";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 95 0>; /* gpio PL7 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd_cam1_ldo_reg: regulator@6 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <6>;
|
|
|
+ regulator-name = "vdd_cam1_ldo";
|
|
|
+ regulator-min-microvolt = <2800000>;
|
|
|
+ regulator-max-microvolt = <2800000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 142 0>; /* gpio PR6 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd_cam2_ldo_reg: regulator@7 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <7>;
|
|
|
+ regulator-name = "vdd_cam2_ldo";
|
|
|
+ regulator-min-microvolt = <2800000>;
|
|
|
+ regulator-max-microvolt = <2800000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 143 0>; /* gpio PR7 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd_cam3_ldo_reg: regulator@8 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <8>;
|
|
|
+ regulator-name = "vdd_cam3_ldo";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 144 0>; /* gpio PS0 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd_com_reg: regulator@9 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <9>;
|
|
|
+ regulator-name = "vdd_com";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 24 0>; /* gpio PD0 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd_fuse_3v3_reg: regulator@10 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <10>;
|
|
|
+ regulator-name = "vdd_fuse_3v3";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 94 0>; /* gpio PL6 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd_pnl1_reg: regulator@11 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <11>;
|
|
|
+ regulator-name = "vdd_pnl1";
|
|
|
+ regulator-min-microvolt = <3300000>;
|
|
|
+ regulator-max-microvolt = <3300000>;
|
|
|
+ regulator-always-on;
|
|
|
+ regulator-boot-on;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 92 0>; /* gpio PL4 */
|
|
|
+ vin-supply = <&sys_3v3_reg>;
|
|
|
+ };
|
|
|
+
|
|
|
+ vdd_vid_reg: regulator@12 {
|
|
|
+ compatible = "regulator-fixed";
|
|
|
+ reg = <12>;
|
|
|
+ regulator-name = "vddio_vid";
|
|
|
+ regulator-min-microvolt = <5000000>;
|
|
|
+ regulator-max-microvolt = <5000000>;
|
|
|
+ enable-active-high;
|
|
|
+ gpio = <&gpio 152 0>; /* GPIO PT0 */
|
|
|
+ gpio-open-drain;
|
|
|
+ vin-supply = <&vdd_5v0_reg>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ sound {
|
|
|
+ compatible = "nvidia,tegra-audio-wm8903-cardhu",
|
|
|
+ "nvidia,tegra-audio-wm8903";
|
|
|
+ nvidia,model = "NVIDIA Tegra Cardhu";
|
|
|
+
|
|
|
+ nvidia,audio-routing =
|
|
|
+ "Headphone Jack", "HPOUTR",
|
|
|
+ "Headphone Jack", "HPOUTL",
|
|
|
+ "Int Spk", "ROP",
|
|
|
+ "Int Spk", "RON",
|
|
|
+ "Int Spk", "LOP",
|
|
|
+ "Int Spk", "LON",
|
|
|
+ "Mic Jack", "MICBIAS",
|
|
|
+ "IN1L", "Mic Jack";
|
|
|
+
|
|
|
+ nvidia,i2s-controller = <&tegra_i2s1>;
|
|
|
+ nvidia,audio-codec = <&wm8903>;
|
|
|
+
|
|
|
+ nvidia,spkr-en-gpios = <&wm8903 2 0>;
|
|
|
+ nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */
|
|
|
+ };
|
|
|
+};
|