|
@@ -34,11 +34,14 @@ static unsigned short psc_ac97_read(struct snd_ac97 *ac97, unsigned short reg)
|
|
int status;
|
|
int status;
|
|
unsigned int val;
|
|
unsigned int val;
|
|
|
|
|
|
|
|
+ mutex_lock(&psc_dma->mutex);
|
|
|
|
+
|
|
/* Wait for command send status zero = ready */
|
|
/* Wait for command send status zero = ready */
|
|
status = spin_event_timeout(!(in_be16(&psc_dma->psc_regs->sr_csr.status) &
|
|
status = spin_event_timeout(!(in_be16(&psc_dma->psc_regs->sr_csr.status) &
|
|
MPC52xx_PSC_SR_CMDSEND), 100, 0);
|
|
MPC52xx_PSC_SR_CMDSEND), 100, 0);
|
|
if (status == 0) {
|
|
if (status == 0) {
|
|
pr_err("timeout on ac97 bus (rdy)\n");
|
|
pr_err("timeout on ac97 bus (rdy)\n");
|
|
|
|
+ mutex_unlock(&psc_dma->mutex);
|
|
return -ENODEV;
|
|
return -ENODEV;
|
|
}
|
|
}
|
|
|
|
|
|
@@ -54,16 +57,19 @@ static unsigned short psc_ac97_read(struct snd_ac97 *ac97, unsigned short reg)
|
|
if (status == 0) {
|
|
if (status == 0) {
|
|
pr_err("timeout on ac97 read (val) %x\n",
|
|
pr_err("timeout on ac97 read (val) %x\n",
|
|
in_be16(&psc_dma->psc_regs->sr_csr.status));
|
|
in_be16(&psc_dma->psc_regs->sr_csr.status));
|
|
|
|
+ mutex_unlock(&psc_dma->mutex);
|
|
return -ENODEV;
|
|
return -ENODEV;
|
|
}
|
|
}
|
|
/* Get the data */
|
|
/* Get the data */
|
|
val = in_be32(&psc_dma->psc_regs->ac97_data);
|
|
val = in_be32(&psc_dma->psc_regs->ac97_data);
|
|
if (((val >> 24) & 0x7f) != reg) {
|
|
if (((val >> 24) & 0x7f) != reg) {
|
|
pr_err("reg echo error on ac97 read\n");
|
|
pr_err("reg echo error on ac97 read\n");
|
|
|
|
+ mutex_unlock(&psc_dma->mutex);
|
|
return -ENODEV;
|
|
return -ENODEV;
|
|
}
|
|
}
|
|
val = (val >> 8) & 0xffff;
|
|
val = (val >> 8) & 0xffff;
|
|
|
|
|
|
|
|
+ mutex_unlock(&psc_dma->mutex);
|
|
return (unsigned short) val;
|
|
return (unsigned short) val;
|
|
}
|
|
}
|
|
|
|
|
|
@@ -72,16 +78,21 @@ static void psc_ac97_write(struct snd_ac97 *ac97,
|
|
{
|
|
{
|
|
int status;
|
|
int status;
|
|
|
|
|
|
|
|
+ mutex_lock(&psc_dma->mutex);
|
|
|
|
+
|
|
/* Wait for command status zero = ready */
|
|
/* Wait for command status zero = ready */
|
|
status = spin_event_timeout(!(in_be16(&psc_dma->psc_regs->sr_csr.status) &
|
|
status = spin_event_timeout(!(in_be16(&psc_dma->psc_regs->sr_csr.status) &
|
|
MPC52xx_PSC_SR_CMDSEND), 100, 0);
|
|
MPC52xx_PSC_SR_CMDSEND), 100, 0);
|
|
if (status == 0) {
|
|
if (status == 0) {
|
|
pr_err("timeout on ac97 bus (write)\n");
|
|
pr_err("timeout on ac97 bus (write)\n");
|
|
- return;
|
|
|
|
|
|
+ goto out;
|
|
}
|
|
}
|
|
/* Write data */
|
|
/* Write data */
|
|
out_be32(&psc_dma->psc_regs->ac97_cmd,
|
|
out_be32(&psc_dma->psc_regs->ac97_cmd,
|
|
((reg & 0x7f) << 24) | (val << 8));
|
|
((reg & 0x7f) << 24) | (val << 8));
|
|
|
|
+
|
|
|
|
+ out:
|
|
|
|
+ mutex_unlock(&psc_dma->mutex);
|
|
}
|
|
}
|
|
|
|
|
|
static void psc_ac97_warm_reset(struct snd_ac97 *ac97)
|
|
static void psc_ac97_warm_reset(struct snd_ac97 *ac97)
|