|
@@ -2471,6 +2471,9 @@
|
|
# define MARIUNIT_CLOCK_GATE_DISABLE (1 << 18)
|
|
# define MARIUNIT_CLOCK_GATE_DISABLE (1 << 18)
|
|
# define SVSMUNIT_CLOCK_GATE_DISABLE (1 << 1)
|
|
# define SVSMUNIT_CLOCK_GATE_DISABLE (1 << 1)
|
|
|
|
|
|
|
|
+#define PCH_3DCGDIS1 0x46024
|
|
|
|
+# define VFMUNIT_CLOCK_GATE_DISABLE (1 << 11)
|
|
|
|
+
|
|
#define FDI_PLL_FREQ_CTL 0x46030
|
|
#define FDI_PLL_FREQ_CTL 0x46030
|
|
#define FDI_PLL_FREQ_CHANGE_REQUEST (1<<24)
|
|
#define FDI_PLL_FREQ_CHANGE_REQUEST (1<<24)
|
|
#define FDI_PLL_FREQ_LOCK_LIMIT_MASK 0xfff00
|
|
#define FDI_PLL_FREQ_LOCK_LIMIT_MASK 0xfff00
|