|
@@ -277,14 +277,231 @@
|
|
|
interrupts = <33>;
|
|
|
};
|
|
|
|
|
|
- gpio: gpio-controller@b0120000 {
|
|
|
+ gpio: pinctrl@b0120000 {
|
|
|
#gpio-cells = <2>;
|
|
|
#interrupt-cells = <2>;
|
|
|
- compatible = "sirf,prima2-gpio-pinmux";
|
|
|
+ compatible = "sirf,prima2-pinctrl";
|
|
|
reg = <0xb0120000 0x10000>;
|
|
|
interrupts = <43 44 45 46 47>;
|
|
|
gpio-controller;
|
|
|
interrupt-controller;
|
|
|
+
|
|
|
+ lcd_16pins_a: lcd0@0 {
|
|
|
+ lcd {
|
|
|
+ sirf,pins = "lcd_16bitsgrp";
|
|
|
+ sirf,function = "lcd_16bits";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ lcd_18pins_a: lcd0@1 {
|
|
|
+ lcd {
|
|
|
+ sirf,pins = "lcd_18bitsgrp";
|
|
|
+ sirf,function = "lcd_18bits";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ lcd_24pins_a: lcd0@2 {
|
|
|
+ lcd {
|
|
|
+ sirf,pins = "lcd_24bitsgrp";
|
|
|
+ sirf,function = "lcd_24bits";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ lcdrom_pins_a: lcdrom0@0 {
|
|
|
+ lcd {
|
|
|
+ sirf,pins = "lcdromgrp";
|
|
|
+ sirf,function = "lcdrom";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ uart0_pins_a: uart0@0 {
|
|
|
+ uart {
|
|
|
+ sirf,pins = "uart0grp";
|
|
|
+ sirf,function = "uart0";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ uart1_pins_a: uart1@0 {
|
|
|
+ uart {
|
|
|
+ sirf,pins = "uart1grp";
|
|
|
+ sirf,function = "uart1";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ uart2_pins_a: uart2@0 {
|
|
|
+ uart {
|
|
|
+ sirf,pins = "uart2grp";
|
|
|
+ sirf,function = "uart2";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ uart2_noflow_pins_a: uart2@1 {
|
|
|
+ uart {
|
|
|
+ sirf,pins = "uart2_nostreamctrlgrp";
|
|
|
+ sirf,function = "uart2_nostreamctrl";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ spi0_pins_a: spi0@0 {
|
|
|
+ spi {
|
|
|
+ sirf,pins = "spi0grp";
|
|
|
+ sirf,function = "spi0";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ spi1_pins_a: spi1@0 {
|
|
|
+ spi {
|
|
|
+ sirf,pins = "spi1grp";
|
|
|
+ sirf,function = "spi1";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ i2c0_pins_a: i2c0@0 {
|
|
|
+ i2c {
|
|
|
+ sirf,pins = "i2c0grp";
|
|
|
+ sirf,function = "i2c0";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ i2c1_pins_a: i2c1@0 {
|
|
|
+ i2c {
|
|
|
+ sirf,pins = "i2c1grp";
|
|
|
+ sirf,function = "i2c1";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ pwm0_pins_a: pwm0@0 {
|
|
|
+ pwm {
|
|
|
+ sirf,pins = "pwm0grp";
|
|
|
+ sirf,function = "pwm0";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ pwm1_pins_a: pwm1@0 {
|
|
|
+ pwm {
|
|
|
+ sirf,pins = "pwm1grp";
|
|
|
+ sirf,function = "pwm1";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ pwm2_pins_a: pwm2@0 {
|
|
|
+ pwm {
|
|
|
+ sirf,pins = "pwm2grp";
|
|
|
+ sirf,function = "pwm2";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ pwm3_pins_a: pwm3@0 {
|
|
|
+ pwm {
|
|
|
+ sirf,pins = "pwm3grp";
|
|
|
+ sirf,function = "pwm3";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ gps_pins_a: gps@0 {
|
|
|
+ gps {
|
|
|
+ sirf,pins = "gpsgrp";
|
|
|
+ sirf,function = "gps";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ vip_pins_a: vip@0 {
|
|
|
+ vip {
|
|
|
+ sirf,pins = "vipgrp";
|
|
|
+ sirf,function = "vip";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ sdmmc0_pins_a: sdmmc0@0 {
|
|
|
+ sdmmc0 {
|
|
|
+ sirf,pins = "sdmmc0grp";
|
|
|
+ sirf,function = "sdmmc0";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ sdmmc1_pins_a: sdmmc1@0 {
|
|
|
+ sdmmc1 {
|
|
|
+ sirf,pins = "sdmmc1grp";
|
|
|
+ sirf,function = "sdmmc1";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ sdmmc2_pins_a: sdmmc2@0 {
|
|
|
+ sdmmc2 {
|
|
|
+ sirf,pins = "sdmmc2grp";
|
|
|
+ sirf,function = "sdmmc2";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ sdmmc3_pins_a: sdmmc3@0 {
|
|
|
+ sdmmc3 {
|
|
|
+ sirf,pins = "sdmmc3grp";
|
|
|
+ sirf,function = "sdmmc3";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ sdmmc4_pins_a: sdmmc4@0 {
|
|
|
+ sdmmc4 {
|
|
|
+ sirf,pins = "sdmmc4grp";
|
|
|
+ sirf,function = "sdmmc4";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ sdmmc5_pins_a: sdmmc5@0 {
|
|
|
+ sdmmc5 {
|
|
|
+ sirf,pins = "sdmmc5grp";
|
|
|
+ sirf,function = "sdmmc5";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ i2s_pins_a: i2s@0 {
|
|
|
+ i2s {
|
|
|
+ sirf,pins = "i2sgrp";
|
|
|
+ sirf,function = "i2s";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ ac97_pins_a: ac97@0 {
|
|
|
+ ac97 {
|
|
|
+ sirf,pins = "ac97grp";
|
|
|
+ sirf,function = "ac97";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ nand_pins_a: nand@0 {
|
|
|
+ nand {
|
|
|
+ sirf,pins = "nandgrp";
|
|
|
+ sirf,function = "nand";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ usp0_pins_a: usp0@0 {
|
|
|
+ usp0 {
|
|
|
+ sirf,pins = "usp0grp";
|
|
|
+ sirf,function = "usp0";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ usp1_pins_a: usp1@0 {
|
|
|
+ usp1 {
|
|
|
+ sirf,pins = "usp1grp";
|
|
|
+ sirf,function = "usp1";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ usp2_pins_a: usp2@0 {
|
|
|
+ usp2 {
|
|
|
+ sirf,pins = "usp2grp";
|
|
|
+ sirf,function = "usp2";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ usb0_utmi_drvbus_pins_a: usb0_utmi_drvbus@0 {
|
|
|
+ usb0_utmi_drvbus {
|
|
|
+ sirf,pins = "usb0_utmi_drvbusgrp";
|
|
|
+ sirf,function = "usb0_utmi_drvbus";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ usb1_utmi_drvbus_pins_a: usb1_utmi_drvbus@0 {
|
|
|
+ usb1_utmi_drvbus {
|
|
|
+ sirf,pins = "usb1_utmi_drvbusgrp";
|
|
|
+ sirf,function = "usb1_utmi_drvbus";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ warm_rst_pins_a: warm_rst@0 {
|
|
|
+ warm_rst {
|
|
|
+ sirf,pins = "warm_rstgrp";
|
|
|
+ sirf,function = "warm_rst";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ pulse_count_pins_a: pulse_count@0 {
|
|
|
+ pulse_count {
|
|
|
+ sirf,pins = "pulse_countgrp";
|
|
|
+ sirf,function = "pulse_count";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ cko0_rst_pins_a: cko0_rst@0 {
|
|
|
+ cko0_rst {
|
|
|
+ sirf,pins = "cko0_rstgrp";
|
|
|
+ sirf,function = "cko0_rst";
|
|
|
+ };
|
|
|
+ };
|
|
|
+ cko1_rst_pins_a: cko1_rst@0 {
|
|
|
+ cko1_rst {
|
|
|
+ sirf,pins = "cko1_rstgrp";
|
|
|
+ sirf,function = "cko1_rst";
|
|
|
+ };
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
pwm@b0130000 {
|