|
@@ -114,20 +114,8 @@
|
|
|
|
|
|
#define EP93XX_GPIO_BASE EP93XX_APB_IOMEM(0x00040000)
|
|
|
#define EP93XX_GPIO_REG(x) (EP93XX_GPIO_BASE + (x))
|
|
|
-#define EP93XX_GPIO_F_INT_TYPE1 EP93XX_GPIO_REG(0x4c)
|
|
|
-#define EP93XX_GPIO_F_INT_TYPE2 EP93XX_GPIO_REG(0x50)
|
|
|
-#define EP93XX_GPIO_F_INT_ACK EP93XX_GPIO_REG(0x54)
|
|
|
-#define EP93XX_GPIO_F_INT_ENABLE EP93XX_GPIO_REG(0x58)
|
|
|
#define EP93XX_GPIO_F_INT_STATUS EP93XX_GPIO_REG(0x5c)
|
|
|
-#define EP93XX_GPIO_A_INT_TYPE1 EP93XX_GPIO_REG(0x90)
|
|
|
-#define EP93XX_GPIO_A_INT_TYPE2 EP93XX_GPIO_REG(0x94)
|
|
|
-#define EP93XX_GPIO_A_INT_ACK EP93XX_GPIO_REG(0x98)
|
|
|
-#define EP93XX_GPIO_A_INT_ENABLE EP93XX_GPIO_REG(0x9c)
|
|
|
#define EP93XX_GPIO_A_INT_STATUS EP93XX_GPIO_REG(0xa0)
|
|
|
-#define EP93XX_GPIO_B_INT_TYPE1 EP93XX_GPIO_REG(0xac)
|
|
|
-#define EP93XX_GPIO_B_INT_TYPE2 EP93XX_GPIO_REG(0xb0)
|
|
|
-#define EP93XX_GPIO_B_INT_ACK EP93XX_GPIO_REG(0xb4)
|
|
|
-#define EP93XX_GPIO_B_INT_ENABLE EP93XX_GPIO_REG(0xb8)
|
|
|
#define EP93XX_GPIO_B_INT_STATUS EP93XX_GPIO_REG(0xbc)
|
|
|
|
|
|
#define EP93XX_AAC_BASE EP93XX_APB_IOMEM(0x00080000)
|