|
@@ -769,16 +769,20 @@ static int __init devices_setup(void)
|
|
|
|
|
|
/* set SPU2 clock to 83.4 MHz */
|
|
|
clk = clk_get(NULL, "spu_clk");
|
|
|
- clk_set_rate(clk, clk_round_rate(clk, 83333333));
|
|
|
- clk_put(clk);
|
|
|
+ if (clk) {
|
|
|
+ clk_set_rate(clk, clk_round_rate(clk, 83333333));
|
|
|
+ clk_put(clk);
|
|
|
+ }
|
|
|
|
|
|
/* change parent of FSI A */
|
|
|
clk = clk_get(NULL, "fsia_clk");
|
|
|
- clk_register(&fsimcka_clk);
|
|
|
- clk_set_parent(clk, &fsimcka_clk);
|
|
|
- clk_set_rate(clk, 11000);
|
|
|
- clk_set_rate(&fsimcka_clk, 11000);
|
|
|
- clk_put(clk);
|
|
|
+ if (clk) {
|
|
|
+ clk_register(&fsimcka_clk);
|
|
|
+ clk_set_parent(clk, &fsimcka_clk);
|
|
|
+ clk_set_rate(clk, 11000);
|
|
|
+ clk_set_rate(&fsimcka_clk, 11000);
|
|
|
+ clk_put(clk);
|
|
|
+ }
|
|
|
|
|
|
/* SDHI0 connected to cn7 */
|
|
|
gpio_request(GPIO_FN_SDHI0CD, NULL);
|