|
@@ -1522,26 +1522,23 @@ static int sd_ddr_tuning_tx_cmd(struct rtsx_chip *chip, u8 sample_point)
|
|
|
u8 cmd[5], bus_width;
|
|
|
|
|
|
retval = sd_change_phase(chip, sample_point, TUNE_TX);
|
|
|
- if (retval != STATUS_SUCCESS) {
|
|
|
+ if (retval != STATUS_SUCCESS)
|
|
|
TRACE_RET(chip, STATUS_FAIL);
|
|
|
- }
|
|
|
|
|
|
if (CHK_SD(sd_card)) {
|
|
|
bus_width = SD_BUS_WIDTH_4;
|
|
|
} else {
|
|
|
- if (CHK_MMC_8BIT(sd_card)) {
|
|
|
+ if (CHK_MMC_8BIT(sd_card))
|
|
|
bus_width = SD_BUS_WIDTH_8;
|
|
|
- } else if (CHK_MMC_4BIT(sd_card)) {
|
|
|
+ else if (CHK_MMC_4BIT(sd_card))
|
|
|
bus_width = SD_BUS_WIDTH_4;
|
|
|
- } else {
|
|
|
+ else
|
|
|
bus_width = SD_BUS_WIDTH_1;
|
|
|
- }
|
|
|
}
|
|
|
|
|
|
retval = sd_wait_state_data_ready(chip, 0x08, 1, 1000);
|
|
|
- if (retval != STATUS_SUCCESS) {
|
|
|
+ if (retval != STATUS_SUCCESS)
|
|
|
TRACE_RET(chip, STATUS_FAIL);
|
|
|
- }
|
|
|
|
|
|
RTSX_WRITE_REG(chip, SD_CFG3, SD_RSP_80CLK_TIMEOUT_EN, SD_RSP_80CLK_TIMEOUT_EN);
|
|
|
|