|
@@ -899,8 +899,7 @@ static struct clksrc_clk clksrcs[] = {
|
|
|
.reg_div = { .reg = S5P_CLKDIV_CAM, .shift = 28, .size = 4 },
|
|
|
}, {
|
|
|
.clk = {
|
|
|
- .name = "sclk_cam",
|
|
|
- .devname = "exynos4-fimc.0",
|
|
|
+ .name = "sclk_cam0",
|
|
|
.enable = exynos4_clksrc_mask_cam_ctrl,
|
|
|
.ctrlbit = (1 << 16),
|
|
|
},
|
|
@@ -909,8 +908,7 @@ static struct clksrc_clk clksrcs[] = {
|
|
|
.reg_div = { .reg = S5P_CLKDIV_CAM, .shift = 16, .size = 4 },
|
|
|
}, {
|
|
|
.clk = {
|
|
|
- .name = "sclk_cam",
|
|
|
- .devname = "exynos4-fimc.1",
|
|
|
+ .name = "sclk_cam1",
|
|
|
.enable = exynos4_clksrc_mask_cam_ctrl,
|
|
|
.ctrlbit = (1 << 20),
|
|
|
},
|