|
@@ -124,6 +124,141 @@ nv50_temp_get(struct nouveau_therm *therm)
|
|
|
return nv_rd32(therm, 0x20400);
|
|
|
}
|
|
|
|
|
|
+static void
|
|
|
+nv50_therm_program_alarms(struct nouveau_therm *therm)
|
|
|
+{
|
|
|
+ struct nouveau_therm_priv *priv = (void *)therm;
|
|
|
+ struct nvbios_therm_sensor *sensor = &priv->bios_sensor;
|
|
|
+ unsigned long flags;
|
|
|
+
|
|
|
+ spin_lock_irqsave(&priv->sensor.alarm_program_lock, flags);
|
|
|
+
|
|
|
+ /* enable RISING and FALLING IRQs for shutdown, THRS 0, 1, 2 and 4 */
|
|
|
+ nv_wr32(therm, 0x20000, 0x000003ff);
|
|
|
+
|
|
|
+ /* shutdown: The computer should be shutdown when reached */
|
|
|
+ nv_wr32(therm, 0x20484, sensor->thrs_shutdown.hysteresis);
|
|
|
+ nv_wr32(therm, 0x20480, sensor->thrs_shutdown.temp);
|
|
|
+
|
|
|
+ /* THRS_1 : fan boost*/
|
|
|
+ nv_wr32(therm, 0x204c4, sensor->thrs_fan_boost.temp);
|
|
|
+
|
|
|
+ /* THRS_2 : critical */
|
|
|
+ nv_wr32(therm, 0x204c0, sensor->thrs_critical.temp);
|
|
|
+
|
|
|
+ /* THRS_4 : down clock */
|
|
|
+ nv_wr32(therm, 0x20414, sensor->thrs_down_clock.temp);
|
|
|
+ spin_unlock_irqrestore(&priv->sensor.alarm_program_lock, flags);
|
|
|
+
|
|
|
+ nv_info(therm,
|
|
|
+ "Programmed thresholds [ %d(%d), %d(%d), %d(%d), %d(%d) ]\n",
|
|
|
+ sensor->thrs_fan_boost.temp, sensor->thrs_fan_boost.hysteresis,
|
|
|
+ sensor->thrs_down_clock.temp,
|
|
|
+ sensor->thrs_down_clock.hysteresis,
|
|
|
+ sensor->thrs_critical.temp, sensor->thrs_critical.hysteresis,
|
|
|
+ sensor->thrs_shutdown.temp, sensor->thrs_shutdown.hysteresis);
|
|
|
+
|
|
|
+}
|
|
|
+
|
|
|
+/* must be called with alarm_program_lock taken ! */
|
|
|
+static void
|
|
|
+nv50_therm_threshold_hyst_emulation(struct nouveau_therm *therm,
|
|
|
+ uint32_t thrs_reg, u8 status_bit,
|
|
|
+ const struct nvbios_therm_threshold *thrs,
|
|
|
+ enum nouveau_therm_thrs thrs_name)
|
|
|
+{
|
|
|
+ enum nouveau_therm_thrs_direction direction;
|
|
|
+ enum nouveau_therm_thrs_state prev_state, new_state;
|
|
|
+ int temp, cur;
|
|
|
+
|
|
|
+ prev_state = nouveau_therm_sensor_get_threshold_state(therm, thrs_name);
|
|
|
+ temp = nv_rd32(therm, thrs_reg);
|
|
|
+
|
|
|
+ /* program the next threshold */
|
|
|
+ if (temp == thrs->temp) {
|
|
|
+ nv_wr32(therm, thrs_reg, thrs->temp - thrs->hysteresis);
|
|
|
+ new_state = NOUVEAU_THERM_THRS_HIGHER;
|
|
|
+ } else {
|
|
|
+ nv_wr32(therm, thrs_reg, thrs->temp);
|
|
|
+ new_state = NOUVEAU_THERM_THRS_LOWER;
|
|
|
+ }
|
|
|
+
|
|
|
+ /* fix the state (in case someone reprogrammed the alarms) */
|
|
|
+ cur = therm->temp_get(therm);
|
|
|
+ if (new_state == NOUVEAU_THERM_THRS_LOWER && cur > thrs->temp)
|
|
|
+ new_state = NOUVEAU_THERM_THRS_HIGHER;
|
|
|
+ else if (new_state == NOUVEAU_THERM_THRS_HIGHER &&
|
|
|
+ cur < thrs->temp - thrs->hysteresis)
|
|
|
+ new_state = NOUVEAU_THERM_THRS_LOWER;
|
|
|
+ nouveau_therm_sensor_set_threshold_state(therm, thrs_name, new_state);
|
|
|
+
|
|
|
+ /* find the direction */
|
|
|
+ if (prev_state < new_state)
|
|
|
+ direction = NOUVEAU_THERM_THRS_RISING;
|
|
|
+ else if (prev_state > new_state)
|
|
|
+ direction = NOUVEAU_THERM_THRS_FALLING;
|
|
|
+ else
|
|
|
+ return;
|
|
|
+
|
|
|
+ /* advertise a change in direction */
|
|
|
+ nouveau_therm_sensor_event(therm, thrs_name, direction);
|
|
|
+}
|
|
|
+
|
|
|
+static void
|
|
|
+nv50_therm_intr(struct nouveau_subdev *subdev)
|
|
|
+{
|
|
|
+ struct nouveau_therm *therm = nouveau_therm(subdev);
|
|
|
+ struct nouveau_therm_priv *priv = (void *)therm;
|
|
|
+ struct nvbios_therm_sensor *sensor = &priv->bios_sensor;
|
|
|
+ unsigned long flags;
|
|
|
+ uint32_t intr;
|
|
|
+
|
|
|
+ spin_lock_irqsave(&priv->sensor.alarm_program_lock, flags);
|
|
|
+
|
|
|
+ intr = nv_rd32(therm, 0x20100);
|
|
|
+
|
|
|
+ /* THRS_4: downclock */
|
|
|
+ if (intr & 0x002) {
|
|
|
+ nv50_therm_threshold_hyst_emulation(therm, 0x20414, 24,
|
|
|
+ &sensor->thrs_down_clock,
|
|
|
+ NOUVEAU_THERM_THRS_DOWNCLOCK);
|
|
|
+ intr &= ~0x002;
|
|
|
+ }
|
|
|
+
|
|
|
+ /* shutdown */
|
|
|
+ if (intr & 0x004) {
|
|
|
+ nv50_therm_threshold_hyst_emulation(therm, 0x20480, 20,
|
|
|
+ &sensor->thrs_shutdown,
|
|
|
+ NOUVEAU_THERM_THRS_SHUTDOWN);
|
|
|
+ intr &= ~0x004;
|
|
|
+ }
|
|
|
+
|
|
|
+ /* THRS_1 : fan boost */
|
|
|
+ if (intr & 0x008) {
|
|
|
+ nv50_therm_threshold_hyst_emulation(therm, 0x204c4, 21,
|
|
|
+ &sensor->thrs_fan_boost,
|
|
|
+ NOUVEAU_THERM_THRS_FANBOOST);
|
|
|
+ intr &= ~0x008;
|
|
|
+ }
|
|
|
+
|
|
|
+ /* THRS_2 : critical */
|
|
|
+ if (intr & 0x010) {
|
|
|
+ nv50_therm_threshold_hyst_emulation(therm, 0x204c0, 22,
|
|
|
+ &sensor->thrs_critical,
|
|
|
+ NOUVEAU_THERM_THRS_CRITICAL);
|
|
|
+ intr &= ~0x010;
|
|
|
+ }
|
|
|
+
|
|
|
+ if (intr)
|
|
|
+ nv_error(therm, "unhandled intr 0x%08x\n", intr);
|
|
|
+
|
|
|
+ /* ACK everything */
|
|
|
+ nv_wr32(therm, 0x20100, 0xffffffff);
|
|
|
+ nv_wr32(therm, 0x1100, 0x10000); /* PBUS */
|
|
|
+
|
|
|
+ spin_unlock_irqrestore(&priv->sensor.alarm_program_lock, flags);
|
|
|
+}
|
|
|
+
|
|
|
static int
|
|
|
nv50_therm_ctor(struct nouveau_object *parent,
|
|
|
struct nouveau_object *engine,
|
|
@@ -143,6 +278,24 @@ nv50_therm_ctor(struct nouveau_object *parent,
|
|
|
priv->base.base.pwm_set = nv50_fan_pwm_set;
|
|
|
priv->base.base.pwm_clock = nv50_fan_pwm_clock;
|
|
|
priv->base.base.temp_get = nv50_temp_get;
|
|
|
+ priv->base.sensor.program_alarms = nv50_therm_program_alarms;
|
|
|
+ spin_lock_init(&priv->base.sensor.alarm_program_lock);
|
|
|
+ nv_subdev(priv)->intr = nv50_therm_intr;
|
|
|
+
|
|
|
+ /* init the thresholds */
|
|
|
+ nouveau_therm_sensor_set_threshold_state(&priv->base.base,
|
|
|
+ NOUVEAU_THERM_THRS_SHUTDOWN,
|
|
|
+ NOUVEAU_THERM_THRS_LOWER);
|
|
|
+ nouveau_therm_sensor_set_threshold_state(&priv->base.base,
|
|
|
+ NOUVEAU_THERM_THRS_FANBOOST,
|
|
|
+ NOUVEAU_THERM_THRS_LOWER);
|
|
|
+ nouveau_therm_sensor_set_threshold_state(&priv->base.base,
|
|
|
+ NOUVEAU_THERM_THRS_CRITICAL,
|
|
|
+ NOUVEAU_THERM_THRS_LOWER);
|
|
|
+ nouveau_therm_sensor_set_threshold_state(&priv->base.base,
|
|
|
+ NOUVEAU_THERM_THRS_DOWNCLOCK,
|
|
|
+ NOUVEAU_THERM_THRS_LOWER);
|
|
|
+
|
|
|
return nouveau_therm_preinit(&priv->base.base);
|
|
|
}
|
|
|
|